

	DLC Data Field CR 4-bit (0.1,, 8 Bytes) 15-t 0.8,, 64-bits		STANDARD IFS Bus Idle 3-bits
Bus SOF Base ID SRR IDE Extend 1-bit 11-MSBs 1-bit 1-bit 18-L	ded ID RTR r1 r0 DLC .SBs 1-bit 1-bit 1-bit 4-bit	Data Field CRC (0.1,, 8 Bytes) 15-bits 0.8,, 64-bits	1-bit_1-bit_1-bit
RTR RemoteTransmitRequest SRR SubstituteRemoteRequest IDE ID Extension r1, r0 "reserved" bits DLC DataLengthCode (0,1,, 8) IFS InterFrameSpace			EXTENDED

FIG. 1







3/7

M	۱	Al	₹e
14	Ш١	/11	1.7

	MMRs 3/ i					
MMR name	R/W?	Reset	Access	Address Offset	Description	
	Message Object Registers (n = 0 - 31)					
MnMIDH	R/W	xx00b	Word only	000n4n3n2n1n00000b (n0h)	Message n Match ID High	
MnMIDL	R/W	xxxxh	Word only	000n4n3n2n1n00010b (n2h)	Message n Match ID Low	
MnMSKH	R/W	xx000b	Word only	000n4n3n2n1n00100b (n4h)	Message n Mask High	
MnMSKL	R/W	xxxxh	Word only	000n4n3n2n1n00110b (n6h)	Message n Mask Low	
MnCTL	R/W	00000xxxb	Byte/Word	000n4n3n2n1n01000b (n8h)	Message n Control	
MnBLR	R/W	xxxxh	Word only	000n4n3n2n1n01010b (nAh)	Message n Buffer Location	
MnBSZ	R/W	00000xxxb	Byte/Word	000n4n3n2n1n01100b (nCh)	Message n Buffer Size	
MnFCR	R/W	00xxxxxxb	Byte/Word	000n4n3n2n1n01110b (nEh)	Message n Fragmentation Count	
	CIC Registers					
MCPLL	R/C	0000h	Byte/Word	224h	Message Complete Low	
MCPLH	R/C	0000h	Byte/Word	226h	Message Complete High	
CANINTFLG	R/C	0000h	Byte/Word	228h	CAN Interrupt Flag Register	
MCIR	RO	0000h	Byte/Word	229h	Message Complete Info Reg.	
MEIR	RO	0000h	Byte/Word	22Ah	Message Error Info Register	
FESTR	R/C	0000h	Byte/Word	22Ch	Frame Error Status Register	
FEENR	R/W	0000h	Byte/Word	22Eh	Frame Error Enable Register	
SCP/SPI Registers						
SPICFG	R/W	0000h	Byte/Word	260h	SCP/SPI Configuration	
SPIDATA	R/W	00h	Byte/Word	262h	SCP/SPI Data	
SPICS	R/W	00h	Byte/Word	263h	SCP/SPI Control and Status	
			CCB	Registers		
CANCMR	R/W	01h	Byte/Word	270h	CAN Command Register	
CANSTR	R/0	00h	Byte/Word	271h	CAN Status Register	
CANBTR	R/W	00h	Byte/Word	272h	CAN Bus Timing Reg. (low)	
-	R/W	00h	Byte/Word	273h	CAN Bus Timing Reg. (high)	
TXERC	R/W*	00h	Byte/Word	274h	Tx Error Counter	
RXERC	R/W*	00h	Byte/Word	275h	Rx Error Counter	
EWLR	R/W	96h	Byte/Word	276h	Error Warning Limit Register	
ECCR	RO RO	0000h	Byte/Word	278h	Error Code Capture Register	
ALCR	RO	0000h	Byte/Word	27Ah	Arbitration Lost Capture Reg.	
RTXDTM GCTL	W0	0000h	Byte/Word	27Ch	RTX Data Test Mode	
UUIL	R/W	0000h	Byte/Word	27Eh	Global Control Byte	
XRAMB	R/W	FEh		gisters	VDAM Door Address	
MBXSR	R/W	FFh	Byte/Word	290h	XRAM Base Address	
MIFBTRL	R/W	EFh	Byte/Word Byte/Word	291h 292h	Msg. Buff./XRAM Seg. Reg.	
MIFBTRH	R/W	FFh	Byte/Word	293h	MIF Bus Timing Reg. Low MIF Bus Timing Reg. High	
mii Dirilli	1 1914	<u> </u>	Dyic/WUIU	23311	iviir ous riiriiliy Keg. Migil	

Legend: R/W = Read & Write, RO = Read Only, WO = Write Only, R/C = Read & Clear, W* = Writable only during FIG. 4









FIG. 7



Object n Match ID Field (MnMIDH and MnMIDL)						
Mid28 – Mid18	Mid17 – Mid10	Mid9 – Mid2	Mid1	Mid0	MIDE	
Object n Mask Field (MnMSKH and MnMSKL)					,	
Msk28 – Msk18	Msk17 – Msk10	Msk9 – Msk2	Msk1	Msk0		
Screener ID Field (assembled from incoming bit-stream)						
CAN ID.28 – CAN ID.18	Data Byte 1 [7:0]	Data Byte 2 [7:0]	Х	Х	IDE	

FIG. 9

Object n Match ID Field (MnMIDH and MnMIDL) Mid28 - Mid18Mid17 - Mid10 Mid9 – Mid2 Mid1 Mid0 MIDE Object n Mask Field (MnMSKH and MnMSKL) Msk17 – Msk10 Msk28 - Msk18 Msk9 - Msk2 Msk1 Msk0 Screener ID Field (assembled from incoming bit-stream) CAN ID.28 - CAN ID.0 IDE

FIG. 10

Byte count	DIRECTION OF INCREASING
Data Byte 2	ADDRESS
Data Byte 3]
Data Byte DLC	
Data Byte 2 (next)	
Data Byte 3 (next)]

FIG. 11

FrameInfo	DIRECTION OF
Data Byte 1	INCREASING ADDRESS
Data Byte 2	
Data Byte DLC	i.
FrameInfo (next)	
Data Byte 1 (next)	
Data Byte 2 (next)	

FIG. 12